ByteExpress: A High-Performance and Traffic-Efficient Inline Transfer of Small Payloads over NVMe

Junhyeok Park, Junghee Lee, and Youngjae Kim

Presenter: Junhyeok Park






The 17th ACM Workshop on Hot Topics in Storage and File Systems

July 10-11 Boston, MA



Inside Today's NVMe SSDs

Recent advances in SSD technology have led to increasingly powerful devices, with modern NVMe SSDs now equipped with substantial internal DRAM and multi-core ARM processors.



Inside Today's NVMe SSDs

Recent advances in SSD technology have led to increasingly powerful devices, with modern NVMe SSDs now equipped with substantial internal DRAM and multi-core ARM processors.




As these capabilities continue to evolve, SSDs are gradually shifting from simple storage solutions to intelligent data-processing devices, opening new opportunities for offloading and executing host-side tasks.

Computational Storage Devices


These trends have led to the emergence of new classes of computational storage devices, including ...

- Computational SSDs (CSDs) that can execute user's analytics tasks such as SQL filters inside the SSD.
- Key-Value SSDs (KV-SSDs) that natively support key-value operations within the device by bypassing traditional file systems.



Samsung SmartSSD can achieve 2.8x faster SQL query execution on Parquet data [2]

> SK hynix KV-CSD showed up to 10.6x lower write latency than RocksDB [3]



[2] Samsung Electronics. Samsung SmartSSD Computational Storage Drive. Brochure, accessed June 20, 2025. [link]
 [3] I. Park et al., "KV-CSD: A Hardware-Accelerated Key-Value Store for Data-Intensive Applications", 2023 IEEE International Conference on Cluster Computing (CLUSTER). [link]

NVMe-Based New Storage Interface

To interact with these new types of devices, users commonly employ the NVMe passthrough, wherein application-level requests, such as ...

- SQL predicates for CSDs or
- key-value pairs for KV-SSDs,

are encoded as custom NVMe Commands (CMDs) and sent directly to the device.

```
int nyme submit passthru64(int fd, unsigned long ioctl cmd,
...
    86
                                        struct nvme_passthru cmd64 *cmd,
    87
                                        u64 *result)
     88
     89
    90
                    int err = ioctl(fd, ioctl cmd, cmd);
    91
                    if (err \geq 0 && result)
    92
                             *result = cmd->result;
    93
     94
                    return err;
     95
```

Host OS I/O Stack PCIe KV-SSD User Application Passthrough Driver Predicate CSD

NVMe Passthru-based CSD & KV-SSD Interface

enables seamless data exchange with these devices without significantly modifying the kernel I/O stack

NVMe Passthru Function

defined in libnvme/blob/master/src/nvme/ioctl.c

NVMe-Based New Storage Interface


To interact with these new types of devices, users commonly employ the NVMe passthrough, wherein application-level requests, such as ...

- SQL predicates for CSDs or
- key-value pairs for KV-SSDs,

are encoded as custom NVMe Commands (CMDs) and sent directly to the device.

Interestingly, a closer look at this new storage interface reveals that the actual data payloads (i.e., SQL predicates and key-value pairs) transferred in such requests are often <u>small</u>.


CSDs process filter operations based on computation task specifications that typically require only a table identifier and predicates since the SSD is already aware of table schema information [4].



[5] Los Alamos National Laboratory. Laghos Sample Dataset. GitHub repository, accessed June 20, 2025. [link]

This results in payloads of just tens to hundreds of bytes.

➔ Even when expressed as a completely unoptimized SQL string without any binary encoding, the total payload size remains small.



[4] I. Jo et al., "YourSQL: a high-performance database system leveraging in-storage computing". Proc. VLDB Endow. 9, 12 (August 2016), 924–935. [link]


[5] Los Alamos National Laboratory. Laghos Sample Dataset. GitHub repository, accessed June 20, 2025. [link]

[6] Los Alamos National Laboratory. DeepWater Impact Dataset. GitHub repository, accessed June 20, 2025. [link]

[7] Los Alamos National Laboratory. VPIC: Vector Particle-In-Cell Simulation Code. GitHub repository, accessed June 20, 2025. [link]

[8] J. Kim, "Accelerating Data Analytics Using Object-based Computational Storage System in HPC". In Supercomputing Conference (SC23), Denver, CO, USA, 2023. [link]


Similarly, the values processed during real-world key-value operations are often just a few dozen bytes in size, as shown by internal workload analyses from Meta [9] and Twitter [10].



^[9] Z. Cao et al., "Characterizing, Modeling, and Benchmarking RocksDB Key-Value Workloads at Facebook". In Proceedings of the 18th USENIX Conference on File and Storage Technologies (FAST'20) [link] [10] W. Daelemans et al., "Overview of PAN 2019: Bots and Gender Profiling, Celebrity Profiling, Cross-Domain Authorship Attribution and Style Change Detection. In Experimental IR Meets Multilinguality, Multi modality, and Interaction". Proceedings of the 10th International Conference of the CLEF Association (CLEF 2019) [link]




These small values are persisted individually in KV-SSDs, in accordance with the key-value pair-level transaction model defined in the NVMe key-value extension [11].



- As a result, small direct I/O operations are a natural and frequent part of KV-SSD behavior in real-world scenarios.
 - Although batching multiple key-value pairs into a single bulk PUT has been explored in some prior work, such approaches may not always be applicable, particularly in use cases where fine-grained persistence is desired for each key-value pair [12].


These small values are persisted individually in KV-SSDs, in accordance with the key-value pair-level transaction model defined in the NVMe key-value extension [11].



However, despite the prevalence of small payloads, the conventional NVMe protocol is ironically ill-suited to handle them efficiently.

[11] NVM Express Inc. 2021. NVM Express Key Value Command Set Specification. Last Accessed: 2024-09-12. [link] [12] etcd Authors. 2023. etcd Raft Log Durability and Performance. Last Accessed: 2025-05-25. [link]


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism


The host prepares the data in memory pages and constructs an **NVMe CMD** that specifies the (1) <u>address</u> and (2) <u>number of pages</u> to transfer.

Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.




NVMe PRP-Based Payload Transfer Mechanism

Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism

3 The driver triggers **the doorbell register** in the PCIe Base Address Register (BAR) space to notify the device of a new submission.


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism

The device, polling the doorbell register, detects the submission and performs a 64-byte Direct Memory Access (DMA) fetch of the CMD.


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism

5 The controller then reads (identifies) the indicated host **page addresses** and **page counts** within PRP entries.


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism

6 The controller copies the correspondding pages into device DRAM via 4 KB page unit DMAs.


Specifically, NVMe employs Physical Region Pages (PRPs) for data transfer, which requires data to be transferred in 4 KB memory page units.



NVMe PRP-Based Payload Transfer Mechanism

Finally, the device signals completion to the host.

As a result, even a 32-byte payload incurs 4 KB of PCIe traffic, more than 130× greater than the requested size.




This significant traffic bloating can lead to increased latency and unnecessary power consumption, making it a critical bottleneck for frequent, small direct I/Os.


NVMe Scatter-Gather List?

NVMe also supports Scatter-Gather Lists (SGLs), which can enable fine-grained DMA transfer for small payloads.

However, SGLs are not supported across all NVMe devices (because it is not mandatory), and even when supported, the Linux kernel is configured by default to use them only for payloads larger than 32 KB.



defined in <u>drivers/nvme/host/pci.c</u>




Accordingly, this work focuses on optimizing PRP-based transfers.

Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]


If a user application issues a Byte Interface write request,



Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]


2 the data is memory-copied to the device-mapped PCIe BAR region.



Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via
 PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]


3 Writing to the device-mapped PCIe BAR region results in a memory write transaction over PCIe, which **automatically updates** the corresponding address in device memory.



Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]


If needed, the written data is coordinated with data written through the Block Interface, thru transaction logs or similar methods to maintain consistency.



Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via
 PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]

5 Then, it notifies the host of the completion.




Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via
 PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]


• Pros)

- This design allows for low-latency, fine-grained data transfers [13] → <u>High-Performance</u>
- Can be integrated into a NVMe Controller Memory Buffer (CMB) concept → <u>Opportunity for Standardization</u>
- Can be extended to utilize PCIe-based memory expansion protocols such as <u>Compute Express Link (CXL)</u>.




Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via
 PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]
 - Cons)
 - The device must be (1) significantly modified to include a new dedicated buffer memory, and (2) maintain transactional coordination between the new Byte Interface for small payloads and the existing block-based I/O path for large payloads.
 → High Design and Manufacturing Costs
 - On the host-side, NVMe passthrough-based APIs cannot be reused, requiring the development of a new interface layer.
 - → Interface Redesign Overhead



Prior works have attempted to address this issue using two primary approaches:

- (1) Bypassing the NVMe stack via
 PCIe Memory-Mapped I/O (MMIO) to enable byte-level writes directly to the device.
 - Ex) 2B-SSD [ISCA `18], ByteFS [ASPLOS `25]
 - Cons)




This method requires substantial modifications to SSD architecture and controller firmware, making it difficult to integrate with existing NVMe-based CSDs or KV-SSDs.

Prior works have attempted to address this issue using two primary approaches:


- (2) Embedding the payload inline within one or more custom NVMe CMDs and transmitting them in fragments.
 - Ex) BandSlim [ICPP `24], [IEEE Micro `25]

It embeds small payload fragments directly into CMD fields and issues **a sequence of NVMe CMDs (each carrying a portion of the data)** to create fine-grained PCIe traffic patterns.




Prior works have attempted to address this issue using two primary approaches:

- (2) Embedding the payload inline within one or more custom NVMe CMDs and transmitting them in fragments.
 - Ex) BandSlim [ICPP `24], [IEEE Micro `25]
 - Pros)
 - By utilizing the NVMe passthrough, this method offers the advantage of requiring no significant modifications to SSD architectures and protocols. → <u>Relatively Easy Integration</u>
 - Cons)
 - Frequent issuance of CMDs significantly increases protocol overhead, particularly as the number of fragments grows.
 - ➔ As a result, when the payload size exceeds just a few dozen bytes (e.g., 64 bytes), the cost of repeated CMD submission becomes a major performance bottleneck.



Prior works have attempted to address this issue using two primary approaches:

- (2) Embedding the payload inline within one or more custom NVMe CMDs and transmitting them in fragments.
 - Ex) BandSlim [ICPP `24], [IEEE Micro `25]



This method loses scalability for larger payloads due to repeated CMD generation and processing overhead caused by its mandatory serialization.

dozen bytes (e.g., 64 bytes), the cost of repeated CMD submission becomes a major performance bottleneck.

NAND Flash

In our paper, we present ByteExpress, a novel mechanism that efficiently transmits small payloads while avoiding the said drawbacks of existing solutions.

At the heart of ByteExpress is a concise yet powerful insight:


"NVMe already enables fine-grained data delivery over PCIe."

➔ This capability is embedded in the design of the NVMe SQ, where the host places a CMD in memory and the device performs a 64-byte DMA fetch from the SQ's tail.

If we reinterpret the CMD itself as a payload or a portion of payload, this mechanism effectively becomes **a built-in fine-grained I/O path**.


→ ByteExpress builds on this insight by placing the actual payload into the SQ in 64-byte chunks.


ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.




NVMe CMD NVMe Driver	;-Payload
Host DRAM	
PCIe	
NVMe Controller	Data Buffer
SSD DRAM	<i>I/O</i>
NAND Flash	


ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.





ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.






Proposed Solution: ByteExpress

ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.






Proposed Solution: ByteExpress

ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.


If the device detects ByteExpress semantics when fetching a CMD, it fetches the following payload chunks from the same SQ in one shot and copies them directly into the data buffer.



Proposed Solution: ByteExpress

ByteExpress directly places the small payload, in 64-byte chunks, into the NVMe Submission Queue (SQ) after the CMD itself.

6 Finally, the device signals completion to the host, **as usual**.



ByteExpress – Key Design Challenges

Challenge#1: Identifying the Payload

- The NVMe driver already has full knowledge of the payload at submission time.
 - The payload size is encoded in the data length field of the NVMe I/O CMD.
 - **The address** is specified through the PRP entry fields during CMD construction.
 - The field values provided via the nume_passthru_cmd structure are preserved in the corresponding bio request, which is fully accessible to the NVMe driver.


911 spin lock(&nvmeq->sq lock); 912 size_t data_len = blk_rq_bytes(req); **Payload Size** 913 914 struct nvme command *cmd = &iod->cmd; 915 916 if (cmd->common.opcode == 0xA8) { // ByteExpress Command 917 int slots_needed = 1 + DIV_ROUND_UP(data_len, 64); // 1 for cmd + N payloads 918 nvme sq copy cmd(nvmeq, &iod->cmd); 919 void *kaddr = bio data(req->bio); // PRP-mapped buffer address 920 Address if (!kaddr) { 921 printk(KERN_ERR "Failed to get host buffer address from PRP\n"); 922 spin_unlock(&nvmeq->sq_lock); 923 924 return BLK STS IOERR; 925 }

ByteExpress-Extended Linux Kernel NVMe Driver open-sourced at https://github.com/junttang/byteexpress

ByteExpress – Key Design Challenges

Challenge#2: Preserving Data Ordering

- In the current HotStorage version, ByteExpress preserves ordering between the NVMe CMD and its associated 64-byte payload chunks through two complementary mechanisms.
 - **First,** on the host side, the NVMe driver guarantees exclusive access to each SQ using spin locks. We leverage this by inserting both the CMD and its payload chunks while holding the lock.
 - **Second,** on the device side, the controller preserves inter-SQ ordering by fetching subsequent entries exclusively from the same SQ once a ByteExpress-applied CMD is detected



ByteExpress – Evaluation

We implemented* and evaluated ByteExpress on a Linux host machine connected to the Cosmos+ OpenSSD platform (PCIe Gen2 8-lane connection).

Host Machine

- 64-Core Intel Xeon Gold 6226R CPU
- 384 GB of DDR4 Memory


Cosmos+ OpenSSD

- Xilinx Zynq-7000 FPGA
- 1 TB NAND Flash
- 1 GB On-Board DDR3 Memory



Cosmos+ OpenSSD Platform a widely-used open-source SSD prototype board


We evaluated PCIe traffic* and transfer latency (with NAND I/O disabled on the OpenSSD) across various payload sizes using NVMe passthrough, issuing 1 million writes per configuration with NVMe PRP, BandSlim, and ByteExpress.



Both ByteExpress and BandSlim **significantly reduced PCIe traffic** for payloads smaller than 4 KB compared to PRP.


→ Up to <u>96.3%</u> of reduction

We evaluated PCIe traffic* and transfer latency (with NAND I/O disabled on the OpenSSD) across various payload sizes using NVMe passthrough, issuing 1 million writes per configuration with NVMe PRP, BandSlim, and ByteExpress.




Interestingly, in the 64byte to 4 KB range, ByteExpress outperformed BandSlim by **up to 39.8%** in traffic reduction.

We evaluated PCIe traffic* and transfer latency (with NAND I/O disabled on the OpenSSD) across various payload sizes using NVMe passthrough, issuing 1 million writes per configuration with NVMe PRP, BandSlim, and ByteExpress.



For transfer latency, ByteExpress reduced latency by **up to 40.4%** over NVMe PRP in the 32–128 byte range.


We evaluated PCIe traffic* and transfer latency (with NAND I/O disabled on the OpenSSD) across various payload sizes using NVMe passthrough, issuing 1 million writes per configuration with NVMe PRP, BandSlim, and ByteExpress.



Furthermore, ByteExpress outperformed BandSlim beyond 64 bytes, for instance, achieving a **72% reduction** at 128 bytes.

ByteExpress

We evaluated PCIe traffic* a the OpenSSD) across variou 1 million writes per configura



ByteExpress: A High-Performance and Traffic-Efficient Inline Transfer of Small Payloads over NVMe Junghee Lee

i lee@korea.ac.k

Korea University

Junhyeok Park junttang@sogang.ac.kr Sogang University Seoul, South Kores

to the device. However, these tasks often involve small par loads, typically a few dozen to hundreds of bytes, which an

Youngjae Kim' youkim@sogang.ac.kr Sogang University Seoul, South Korea

ABSTRACT

Seoul, South Kore Payloads over NVMe. In 17th ACM Workshop on Hot Topics in Storag and File Systems (HotStorage '25), July 10-11, 2025, Boston, MA, USA ACM, New York, NY, USA, 8 pages. https://doi.org/10.1145/3736548 Recent computational storage devices enable host-side tasks such as SOL filtering and key-value operations to be offloaded

INTRODUCTION

inefficiently handled by the conventional NVMe protocol due to its page-based DMA mechanism. Even tiny payloads incur Recent advances in Solid-State Drive (SSD) technology have 4 KB PCIe transfers, leading to severe bandwidth waste and led to increasingly powerful devices, with modern Nonncreased latency. Prior approaches either break NVMe com-Volatile Memory Express (NVMe) SSDs now equipped with atibility or are only effective for very small payloads on the multi-core Arm processors and substantial internal DRAM order of a few dozen bytes. This paper presents ByteExpress, As these capabilities continue to evolve, SSDs are gradually a new mechanism that efficiently transmits small payloads shifting from simple storage solutions to intelligent data placing them inline in 64-byte chunks directly into the processing devices, opening new opportunities for offloading Whe submission queue, immediately following the NVMe nd executing tasks traditionally handled by the host [43 command. ByteExpress requires only slight modifications to These trends have led to the emergence of new classes of com e NVMe driver and controller logic, while preserving full putational storage devices, including Computational SSD: ompatibility with existing APIs and SSD architectures. We (CSDs) that can execute user's analytics tasks such as SQL filimplemented ByteExpress on the Linux NVMe driver and ters inside the SSD [3, 14, 20], and Key-Value SSDs (KV-SSDs) OpenSSD, demonstrating up to 98% reduction in PCIe traffic that natively support key-value operations within the device and 40% and 39% lower latency compared to PRP and a stateby bypassing traditional file systems [11, 13, 19, 24, 33]. of-the-art approach, respectively, for sub-page payloads To interact with these new types of devices, users com monly employ the NVMe passthrough [17] (§2.1), wherein

pairs) transferred in such requests are often small (§2.2)

CSDs process filter operations based on computation task

specifications that typically require only a table identifier

and predicates, resulting in payloads of just tens to hundreds

of bytes [14]. Similarly, the values handled during real-world

key-value operations also tend to be a few dozen bytes in size, as evidenced by Meta's internal workload analysis [4]

Ironically, the conventional NVMe protocol is not well-

suited for handling such small payloads (\$2.3). Specifically

NVMe employs Physical Region Pages (PRPs) for data trans-

fer, which requires data to be transferred in 4 KB memor

nage units. As a result, even a 32-byte navload incurs 4 KB of

PCIe traffic, more than 130× greater than the requested size

(see Figure 1(c)). This significant traffic bloating can lead to

increased latency and unnecessary power consumption [3]

CCS CONCEPT: application-level requests, such as SQL predicates for CSDs or key-value pairs for KV-SSDs are encoded as custom Information systems → Flash memory; Storage archi NVMe Commands (CMDs) and sent directly to the device. Intectures; Storage management terestingly, a closer look at this new storage interface reveal that the actual data payloads (i.e., predicates and key-value

KEYWORDS

Non-Volatile Memory Express Protocol, Solid-State Drive ACM Reference Format: unhyeok Park, Junghee Lee, and You ngiae Kim 2025 ByteEynn A High-Performance and Traffic-Efficient Inline Transfer of Small Y. Kim is the corresponding author

mission to make digital or hard copies of part or all of this work for ersonal or classroom use is granted without fee provided that copies are made or distributed for profit or commercial advantage and that ear this notice and the full citation on the first page. Copyrights for third-arty components of this work must be honored. For all other uses, contact

e owner/author(s) HotStorage '25, July 10–11, 2025, Boston, MA, USA © 2025 Copyright held by the owner/author(s). ACM ISBN 979-8-4007-1947-9/2025/07

Latency

h NAND I/O disabled on NVMe passthrough, issuing 3andSlim, and ByteExpress.

> Furthermore, ByteExpress outperformed BandSlim beyond 64 bytes, for

You can find more design and evaluation details in our paper. We'd love for you to check it out!

Conclusion

Summary

- ByteExpress offers a lightweight, practical solution to the long-standing inefficiency of small, direct data transfer over NVMe.
- By repurposing the NVMe submission queue to carry 64-byte payload chunks, ByteExpress enables efficient, fine-grained small-data transmission without modifying SSD-internal architecture or NVMe passthrough-based APIs.

Future Work

- We are planning to extend our work to support read operations by leveraging the NVMe completion queue in a similar fashion.
- Additionally, we aim to enhance the design by removing the queue-level confinement and enabling parallel chunk transfers.
- A comprehensive comparison with SGL under various PCIe link speeds is also underway.

Thank You Q&A

Presenter: Junhyeok Park

Contact: junttang@sogang.ac.kr